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Abstract A cascadable, analog, CMOS chip set has been developed for hardware im¬
plementations of artificial neural networks (ANN's): ' a neuron chip containing an array
of neurons with hyperbolic tangent activation functions and adjustable gains, and n' a
synapse chip (or a matrix-vector multiplier) where the matrix is stored on-chip as differen¬
tial voltages on capacitors. In principal any ANN configuration can be made using these
chips.
A neuron array of 4 neurons and a 4 x 4 matrix-vector multiplier has been fabricated in
a standard 2.4 /tm CMOS process for test purposes. The propagation time through the
synapse and neuron chips is less than 4 ps and the weight matrix has a 10 bit resolution.
I INTRODUCTION
Artificial neural network (ANN) implementations in analog VLSI technology have the advantages of
great compactness and high speed, which make them suitable for real-time systems. ANN's are often
modelled as v = #(w [vT> MT]T), where v is the neuron activation vector, u is the input vector, w is the
connection strength (synapse) matrix and £ is a nonlinear function (squashing function) that is applied
by coordinates [4, 6]. Thus, a hardware ANN could consist of a matrix-vector multiplier (synapse) chip
followed by a squashing function (neuron) chip [3, 6].
For the neuron chip we have chosen the hyperbolic tangent, tanh, as the activation function. There
are two reasons for this: T> Due to the exponential nature of bipolar transistors the tanh is simple to
implement and hence well-defined; 7/) it has a convenient gradient function which makes the implemen¬
tation of a learning algorithm for the neural network easier and more efficient.1
The sijnapse chip is a matrix-vector multiplier which is to be used both in the implementations
of the ANN's and in future implementations of learning algorithms (eg. Backpropagation [4] or Real-
Time Recurrent Learning [6]). The synaptic weights are stored as differential voltages on capacitors
refreshed by a static RAM via a D/A converter [5].
A neuron chip with 4 neurons and a synapse chip with 4x4 synapses have been fabricated in a
2.4/¿m CMOS process for test purposes. The neuron chip has current inputs and voltage outputs. The
synapse chip has voltage inputs and current outputs. Using this current-voltage scheme, the outputs
from several synapse chips can be connected to one neuron input, and the output from one neuron can
be distributed to several synapse chips. Thus in principal, any ANN configuration can be made with
these chips.2 This is illustrated in fig.4-
1The derivative of tanh is a function of tanh: tanh'(/?rr) = ß(\ tanh2(/?x)).
Ina continuous time, recurrent network, the stability has to be taken into consideration.
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II The Neuron Chip
The neuron chip contains an array of neurons. Each neuron has three stages: An input stage controlling
the gain-term, a transfer stage containing the hyperbolic tangent function, and finally an output buffer,
see fig. I. The input current /¡n is converted to a voltage V by an opamp with "Double-MOSFET"
feedback [1, 2], fig.la. The gain-term is controlled by AVgain = V^aini Vrgain2- The voltage V is
transfered by a hyperbolic tangent function (tanh) to the voltage Vout, fig. lb. The tanh function is
basically obtained from a differential pair of lateral bipolar transistors, LPNP [7]. Kanh = ^tanhi Kanh2
and /bias control the magnitude of the output range.
The transfer function for a neuron is given by
O'-»bias_ i /_fc^in
K"Tt Wanbi Kanh2) KN J*(Vg9\ni Vgain2)K>ut = K-ef + ^ WUïf -\ tan^( W ,rr -Tr-~)^
A'jv» W\ and L denote the transconductance parameter, the channel width, and the channel length of the
feedback transistors, respectively. The subscripts g and t refers to the transistors of the input stage, and
the transferstage, respectively, a and k are constants; a = .Ic/Ie^ where Ie are the emitter current,
and le are the lateral collector current for a single LPNP.3 Vref = 2 V and the transistor dimensions
are designed to give V^t G {.3 V, .IV} which corresponds to the input-range of the synapse chip.
II.l Experimental Results of the Neuron Chip
The neuron output voltage V^ut has been measured as a function of the input current lm with A Vgain £{0.25 V, 0.5 V, 1 V,2V}, see fig.5a. The maximum deviation to the desired tanh functions is about 2%
of the output range. The gain is adjustable with a range of 1:30 (0.1 V < A Vgain < 3 V). The derivative
of Vout with respect to /¡n has been compared with ß(l V^), where ß is a constant. It appears that
the deviation between the quantities of dVOXït/d]\n and ß(l V¿ut) is less than 10% of the maximum
value of dVOXït/dî\n. Input "current offsets" of 10/xA were measured. The reason could be that the input
opamp has a low gain (< 60 dB), which together with an opamp offset voltage of 2mV would give the
measured "current offset", a has been measured to about 0.55, and the output range was adjusted by
AVtanh- The Vref was adjusted (4mV) to get the desired center value of the output range. The delay
times (¿hl,¿lh) were measured to be in the range from 400ns to 800ns.
III The Synapse Chip
The synapse chip is a parallel, cascadable, analog, CMOS matrix-vector multiplier (MVM) with an
analog stored matrix. The (ni x n) MVM consists of m inner product vector multipliers (IPM's) as
shown in fig.2 [1, 2]. (The MOS transistors are working in the linear region.)
It can be shown [1] that the output voltage of the opamp is given by:
1 n
VOA V°r* = {W/L)o(vcl-vc2)S^^1 Xi2)im Vi2)(2)
having quite good linearity. Setting ytl t/t2 = [t¿T,tiT]f for all the IPM's and xn x^ Wji for thej'th IPM gives the matrix-vector multiplier. To save pins, single-ended signals were selected on the chip;
that is Xi2 = 2 V and t/,2 = Voref = .2 V.
As the high impedance x inputs are used as inputs for the matrix elements, these elements can be
stored on the chip as charges on capacitors [5]. Using this scheme, only four transistors and two capacitors
are essentially needed for each matrix element, thus making the potential dimensions ((m x n)max) of
the matrix large. The price for the analog storage of jg is that the capacitors must be refreshed from an
external, digital RAM with regular intervals (in a serial manner to save pins on the chip) as indicated
in fig.4- This is justifiable as digital RAM is very cheap.
The matrix unit element (a synapse) is shown in fig.3. The nand gate and the sample switches do
not take up much space as minimum transistors are used. To reduce the effect of charge injection [8] and
leakage currents, a differential sampling scheme is used to write the matrix elements on the capacitors [5].
3Because of the (vertical) substrat collector current we have a « -2'
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ULI Experimental Results of the Synapse Chip
To ensure good resolution and high noise rejection (at the cost of linearity), large input voltage levels
were selected on the test chip: |x,i x,2|max = lyn 2/t2|max = vci vc2 = 1 V. The transconductor
was implemented such that 1 V x 1 V ~ 30/¿A .? 100/íA.
The transfer characteristics of a multiplier element (synapse) has been measured (fig.5b) and showed
a quite good linearity with the exception of the case with negative X\ x2 values and positive t/j y2
values. This is due to the fact that it was necessary to lower Vss to ensure a reasonable output current
swing. The problem can be solved by improving the opamp and the transconductor. The addition of two
synaptic terms has been measured and the effect of a limited output current was observed; otherwise,
the linearity is as would be expected in the light of the multiplication linearity.
A summary of the most important properties of the chip is given below. 1 LSB8 is one least significant
bit for an 8 bit resolution of the appropriate signal. Matrix offset: < 16 mV (2LSB8), matrix resolution:
< 2mV (±LSB8), synapse non-linearity: < 16% (21 LSB8)4, output offset: < 16/iA (7LSB8)5, input
offset: <J 6 mV (1 LSB8), propagation delay: <^ 2.5//s (to | LSB8), matrix write time: <, 150 ns, matrix(weight) drift: < 0.5mV/s (0.07 LSB8/s). It should be noted that the offset errors are (mostly) non-
systematic and are of magnitudes compatible with ANN applications [6].
IV Conclusions
In this paper we have presented two cascadable, analog CMOS chips: a neuron chip and a synapse chip.
Neurons on the neuron chips can be interconnected at random via synapses on the synapse chips, thus
implementing an artificial neural network with arbitrary topologi. The synapse chip can also be used as
a part of a hardware implementation of a learning algorithm for a neural network. The chips have been
tested independently and have shown excellent properties with respect to ANN applications:
The neuron function is well-defined, and the derivative can be calculated directly from the output
voltage. The adjustable gain ensures that the numbers of connected synapse inputs can be variable
within a wide range. LPNP-transistors work well as a differential pair.
The synapse matrix resolution is better than 8 bits and is high enough for many ANN and learning
applications [6]. The leakage currents in the capacitors holding the matrix elements are extremely small.
For this reason, a serial refreshing scheme of the matrix elements in a 100 x J00 elements chip would be
no problem. Actually, in a real-time system with learning, it might be possible altogether to omit the
digital RAM that is used as back-up memory for the matrix elements.
The output offset currents from the synapse chip and the "current offsets" at the neuron chip inputs
are quite large. But for an ANN application, this is no major problem (provided that the network is
trained and used using the same chips) as the offset currents just displaces the neuron biases [4]. For a
learning application this might be a problem, though [6].
The propagation time through the synapse and neuron chips is rather small (< 4/¿s), even though
the opamps are quite slow. And as the propagation time is essentially independent of the number of
devices cascaded, it is possible to get a very high throughput using these chips.
The neuron area is less than 4- IO5/im2. A future implementation of a neuron chip with 100 neurons
will have a chip area of approximately 50 mm2. In the present implementation the area of a synapse is
33280/mi2 but this can easily be reduced to about 15000/¿m2. For a 1 cm2 chip this gives (m x n)max «1002, which is also the pin limitation of available packages if a fully parallel solution is sought.
In a conclusion, large, fast, analog neural networks with arbitrary topologies can be implemented by
using full size neuron chips and synapse chips.
Acknowledgement: Thanks are due to Thomas Kaulberg for designing the operational amplifiers
and the transconductance amplifiers.
4 A non-linearity of £ 3% (4 LSBs) is estimated if a better opamp is used.
5The offset can be reduced with an improved opamp.
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Figure 1. a) Input stage of a neuron, the adjustable current/voltage converter b) Transfer stage, the
hyperbolic tangent function c) Output buffer
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Figure 2. Inner product vector multiplier The xlk's
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Figure 3. Matrix unit element (synapse)
that calculates (xtï - xt2)(yti yl2)
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Figure 4. An implementation of a
4-8-8 feedforward network fully con¬
nected between the layers A matrix
updating scheme is also indicated
Figure 5. a) Measured neuron characteristics b) Measured
synapse characteristics.
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